


### FEATURES


- Standard 7.0mm x 5.0mm, 6-Pad Surface Mount Package
- Low Phase Jitter, 0.7ps RMS Maximum
- LVPECL or LVDS Output
- Fundamental and 3<sup>rd</sup> Overtone Crystal Designs
- Frequency Range 10 – 320 MHz
- Frequency Stability  $\pm 50$  ppm Standard
- Operating Voltages +2.5Vdc or +3.3Vdc
- Operating Temperature to -40°C to +85°C
- Output Enable Standard
- Tape & Reel Packaging Standard, EIA-418
- **RoHS/Green Compliant [6/6]**



### APPLICATIONS

Model 635 is ideal for applications such as broadband access, SerDes, Ethernet/Gigabit Ethernet, SONET/SDH and optical networking.

### ORDERING INFORMATION



1] Consult factory for availability of 6I Stability/Temperature combination.

2] Frequency is recorded with 3 significant digits before the 'M' and 4 significant digits after the 'M' (including zeros).

See Table I for part number frequency codes that exceed 4 significant digits.

[Ex. XXXMXXXX (008M0000), XXXMXXXX (049M1520), XXXMXXXX (122M8800)]

**Not all performance combinations and frequencies may be available.  
Contact your local CTS Representative or CTS Customer Service for availability.**

### PACKAGING INFORMATION [reference]

Device quantity is 1k pcs. maximum per 180mm reel.




Table I

NOMINAL FREQUENCY [MHz]	CTS PART NUMBER FREQUENCY CODE
025.000625	025M0006
101.575694	101M5756
125.009375	125M0093
148.351648	148M351A
153.600770	153M6007
156.253906	156M2539
178.018970	178M0189


**ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Maximum Supply Voltage	V <sub>CC</sub>	-	-0.5	-	5.0	V
Storage Temperature	T <sub>STG</sub>	-	-40	-	+100	°C
Frequency Range	f <sub>0</sub>	-	10.00	-	320	MHz
LVPECL						
LVDS			80.00	-	320	
Frequency Stability	Δf/f <sub>0</sub>	All Inclusive, see Note 1. 1st year aging	-	-	20, 25, 50, 100 3	± ppm
Operating Temperature	T <sub>A</sub>	-	-20	25	+70	°C
Commercial						
Industrial			-40		+85	
Supply Voltage	V <sub>CC</sub>	± 5 %	2.38 3.14	2.5 3.3	2.63 3.47	V
Supply Current	I <sub>CC</sub>	Maximum Load	-	-	88	mA
LVPECL						
LVDS			-	-	65	
Start Up Time	T <sub>S</sub>	Application of V <sub>CC</sub>	-	2	5	ms
Phase Jitter	t <sub>jrms</sub>	Bandwidth 12 kHz - 20 MHz	-	0.3	0.7	ps
Period Jitter RMS	p <sub>jrms</sub>	-	-	2.6	-	ps
Period Jitter Pk-Pk		-	-	25	-	ps
Enable Function		Standby				
Enable Input Voltage	V <sub>IH</sub>	Pin 1 or 2 Logic '1', Output Enabled	0.7*V <sub>CC</sub>	-	-	V
Disable Input Voltage	V <sub>IL</sub>	Pin 1 or 2 Logic '0', Output Disabled	-	-	0.3*V <sub>CC</sub>	V
Disable Time	T <sub>PLZ</sub>	Pin 1 or 2 Logic '0', Output Disabled	-	-	200	ns
Enable Time	T <sub>PLZ</sub>	Pin 1 or 2 Logic '1', Output Enabled	-	-	2	ms
<b>LVPECL WAVEFORM</b>						
Output Load	R <sub>L</sub>	Terminated to V <sub>CC</sub> - 2.0V	-	50	-	Ohms
Output Duty Cycle	SYM	@ V <sub>CC</sub> - 1.3V	45	-	55	%
Output Voltage Levels						
Logic '1' Level	V <sub>OH</sub>	PECL Load, -20°C to +70°C	V <sub>CC</sub> - 1.025	-	V <sub>CC</sub> - 0.880	V
Logic '0' Level	V <sub>OL</sub>	PECL Load, -20°C to +70°C	V <sub>CC</sub> - 1.810	-	V <sub>CC</sub> - 1.620	V
Logic '1' Level	V <sub>OH</sub>	PECL Load, -40°C to +85°C	V <sub>CC</sub> - 1.085	-	V <sub>CC</sub> - 0.880	V
Logic '0' Level	V <sub>OL</sub>	PECL Load, -40°C to +85°C	V <sub>CC</sub> - 1.830	-	V <sub>CC</sub> - 1.555	V
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	0.3	0.7	ns
<b>LVDS WAVEFORM</b>						
Output Load	R <sub>L</sub>	Between Outputs	-	100	-	Ohms
Output Duty Cycle	SYM	@ 1.25V	45	-	55	%
Differential Output Voltage	V <sub>OD</sub>	R <sub>L</sub> = 100 Ohms	247	350	454	mV
Offset Voltage	V <sub>OS</sub>	LVDS Load	1.125	1.25	1.375	V
Output Voltage Levels						
Logic '1' Level	V <sub>OH</sub>	LVDS Load	-	1.43	1.60	V
Logic '0' Level	V <sub>OL</sub>	LVDS Load	0.90	1.10	-	V
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20% - 80% Levels	-	0.4	0.7	ns

Notes:

- Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.


**LVPECL/LVDS OUTPUT WAVEFORM**




**ENABLE TRUTH TABLE**

PIN 1 or Pin 2	PIN 4 & 5
Logic '1'	Output
Open	Output
Logic '0'	High Z

**TEST CIRCUIT, LVPECL LOAD**




**TEST CIRCUIT, LVDS LOAD**




**MECHANICAL SPECIFICATIONS**

**PACKAGE DRAWING**



**SUGGESTED SOLDER PAD GEOMETRY**

C<sub>BYPASS</sub> should be ≥ 0.01 uF.



**MARKING INFORMATION**

- \*\* - Manufacturing Site Code.
- YYWW - Date code, YY - year, WW - week.
- O - Output Type. P or E = LVPECL, L or V = LVDS.
- ST - Frequency stability/temperature code. [Refer to Ordering Information.]
- V - Voltage code. 3 = 3.3V, 2 = 2.5V
- XXXMXXXXXX - Frequency is marked with only leading significant digits before the 'M' and 4 - 6 digits after the 'M' (including zeros).  
Ex. XXMXXXX [19M4400]  
XXXMXXXX [153M60077]  
XXXMXXXX [148M351648]

**NOTES**

- Complete CTS part number, frequency value and date code information must appear on reel and carton labels.
- Termination pads [e4]. Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- Reflow conditions per JEDEC J-STD-020; 260°C maximum, 20 seconds.
- MSL = 1.

**D.U.T. PIN ASSIGNMENTS**

PIN	SYMBOL	DESCRIPTION
1	EOH or N.C.	Enable [std] or No Connect
2	N.C. or EOH	No Connect or Enable [opt]
3	GND	Circuit & Package Ground
4	Output	RF Output
5	Output	Complimentary RF Output
6	V <sub>CC</sub>	Supply Voltage